An efficient, broad-band, switching-mode amplifier with isolated output, part 2 Annual report by Honnell, M. A. et al.
ELECTRICAL
 
-,o>uN (71s 1 y98 
o (PAGESI (CODE) 
u (NASA CR OR TMX OR AD NUMBER) (CATEG Y) 
T.ENGINEERING EXPE ION
 
AUBURN UNIVERSITY
 
AUBURN, ALABAMA 
Reprduced by
NATIONAL TECHNICAL 
INFQRMNATIQN SERVICE 
-Springfilld Va. 22151 
https://ntrs.nasa.gov/search.jsp?R=19710007123 2020-03-23T16:45:11+00:00Z
AN EFFICIENT, BROAD-BAND, SWITCHING-IODE
 
AMPLIFIER WITH ISOLATED OUTPUT
 
Prepared by 
ELECTRICAL ENGINEERING RESEARCH LABORATORY
 
M. A. HONNELL, T. D. SLAGH, PROJECT LEADERS
 
ANNUAL REPORT
 
(Part II)
 
June 15, 1970
 
CONTRACT NAS8-11344
 
GEORGE C. MARSHALL SPACE FLIGHT CENTER
 
NATIONAL AERONAUTICS AND SPACE ADMINISTRATION 
HUNTSVILLE. ALABAMA 
Submitted by: 
M. A. Honnell T.D. Slagh
 
Professor Associate Professor
 
Electrical Engineering Electrical Engineering
 
Approved by: e , ( c v t r V 
C. C. Carroll
 
Professor and Head
 
Electrical Engineering
 
FOREWORD
 
This is a technical report ot a study conducted by the Electrical
 
Engineering Department, Auburn University, toward fulfillment of Con­
tract NAS8-11344. This report represents a summary of the research
 
conducted to date on the design of the output stages of a PWM amplifier
 
with an isolated output.
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N EFFICIENT, BROAD-BAND, SWITCHING-

MODE AMPLIFIER WITH ISOLATED OUTPUT 
M. A. Honnell, T. D. Slagh, and W. D. Dunmyer
 
ABSTRACT 
This study is concerned with the design and development of the 
output power amplifier stage for a pulse-width-modulated amplifier
 
with a frequency response from dc to 20 kHz. Dc isolation from the
 
load is provided through the use of a ferrite-cored switching-trans­
former to transfer energy from the power amplifier to the load. The
 
amplifier uses two channels, thus providing amplification for signals
 
of both polarities. This scheme requires the use of output gating.
 
The amplifier uses a 200 kHz switching frequency which allows
 
for the use of physically small components and gives the amplifier
 
a broad-band response.
 
A bread-board model of the amplifier was constructed and tested.
 
The amplifier exhibited a frequency response that is flat to within
 
0.5 dB from bipolar dc to 20 kHz. The dc efficiency is approximately
 
80% for both channels at power output levels of I to 2 watts. The
 
results of all performance tests are presented graphically.
 
A design example for an amplifier which has an output of 7 volts
 
rms into a 70-ohm load is presented. This amplifier is designed
 
iii 
using the design equations developed and presented in this report.
 
The bread-board amplifier used for the performance tests is the
 
same as the amplifier in the design example.
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I. INTRODUCTION
 
Sqitching-mode amplifiers are particularly useful whenever oper­
ating efficiency is of primary concern. They operate efficiently
 
because the power handling transistors assume only two states -- "on"
 
(saturation) and "'off" (cutoff). When a transistor is "on" it is in
 
a very low dissipation mode and when it is "off" it has zero dissipa­
tion. Transistor dissipation is higher during the transitions between
 
saturation and cutoff, therefore faster turn-on and turn-off speeds
 
increase the operating efficiency.
 
A pulse-modulated amplifier performs four basic functions: (1)
 
The input signal is sampled; (2) each sample is used to modulate one
 
of a train of pulses; (3) the pulses are amplified; (4) and finally
 
the amplified pulses are demodulated to reproduce the input signal.
 
The pulse-modulation can take the form of pulse-amplitude modulation
 
(PAM), pulse-width modulation (PWM), or pulse-position modulation (PPM).
 
This amplifier uses a PWM scheme which keeps all transistors "off" in
 
the absence of an input signal, thereby reducing quiescent losses
 
virtually to zero. This is analogous to class-B operation of conventional
 
amplifiers.
 
The PWM amplifier developed has a frequency response from dc to the
 
neighborhood of one-tenth the switching-frequency. A high switching­
frequency not only increases the pass-band but also permits the use of
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smaller components, such as the output transformer and the output filter.
 
The circuitry required in a PWM amplifier is more complex than that
 
used in conventional class-A or class-B amplifiers. A considerable
 
amount of signal distortion and carrier intermodulation noise is intro­
duced which is removed through the use of an output filter and negative
 
feedback. High speed transistors, that must carry relatively high
 
currents are required.
 
The block diagram of a complete PWM amplifier is shown in Figure
 
1-1. This study is concerned with the design of the output stages,
 
therefore the input amplifier and sawtooth generator design were not
 
I

considered. A PWM signal from a PWM signal generator is fed directly
 
into the crossover detectors.
 
Figure 1-2 illustrates some typical wave-forms for the indicated
 
test points on the block diagram. Waveforms within the output stage
 
itself are omitted here but are explained in detail in Chapter III.
 
The typical PWM waveforms in Figure 1-2 are described in a previous
 
study. 2 The switching-frequency to signal-frequency ratio utilized
 
is much higher than that depicted in the figure.
 
The schematic diagram of the crossover detectors, drivers, output
 
amplifiers, and output filter is shown in Figure 1-3. Each of these
 
sections is treated separately. The P and N channels complement each
 
other therefore it is necessary to consider only one channel throughout.
 
The operation of the P channel is presented in the ensuing chapters.
 
CROSSOVER OUTPUT 
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Figure 1-1. Block diagram of FWM amplifier. 
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Figure 1-2. Test-point waveforms for Figure 1-1.
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Figure 1-3. Schematic diagram of detectors, drivers, and output stage.
 
II. CROSSOVER DETECTOR AND WAVESHAPER
 
The crossover detector distinguishes whether its input signal
 
is above or below a certain thrashold level, and derives its output
 
accordingly. This detector consists essentially of a differential am­
plifier with a constant-current source in the emitter. Figure 2-1
 
shows the schematic of the P-channel crossover detector.
 
A field-effect transistor (FET) with the gate and source tied
 
together provides a constant-current source of 5 ma. The voltage
 
divider of R3 and R4 biases Q2 "off" with a positive voltage, VT,
 
which is set at the desired threshold value. The N-channel detector
 
uses a threshold of -VT on Q2 and takes its output from Q2 rather
 
than Q1. The total signal information is thus retained in the positive
 
pulses of the P or of the N channel. The circuitry for the remainder
 
of this section is identical for both channels. Since Q2 is normally
 
"off", the current source assures that Ql is normally "on". Under
 
these (static) conditions, Rl has a voltage drop across it which is
 
clamped to approximately 0.5 V by a base-emitter junction in the next
 
stage. This will put el at -4.5 V. When the signal voltage es is
 
greater than the threshold voltage VT, Ql turns "off" and Q2 conducts.
 
The signal el drops to -5 V. When es drops below VT, then Ql again
 
conducts, returning el to -4.5 V. The signal, el, is fed to the wave­
shaper, which is shown in Figure 2-2.
 
When the input signal is -4.5 V the base-emitter junction of Q3
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p-channel crossover detector and associated wgaveforms.
Figure 2-i. 
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Figure 2-2. Schematic diagram of waveshaper.
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is forward biased and conducts. It is desirable for the waveshaper
 
to provide as much drive as possible to the next stage, therefore-Q3
 
must have sufficient drive to saturate. The equivalent circuit of the
 
collector-current path is shown in Figure 2-3(a). It can be seen
 
from the diagram that:
 
I - (2.1)
 
R5
 
two forward-biased transistors placed in series clamp e2 to approxi­
mately 1.0 V, therefore (2.1) yields:
 
I = 4 mA. 
Figure 2-3(a) also illustrate
 
IC = I I, (2.2) 
I0 drives an NPN transistor and must be positive, therefore:
 
Ic < I = 4mA
 
The transistor used for Q3 can be saturated with a base current of
 
IB = 0.2 mA under these conditions. Figure 2-3(b) illustrates that 
(Ii) (RI) = VBE. if VBE is estimated to be 0.5 V, which is typical 
of silicon transistors, then 
10
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Figure 2-3 (a) Equivalent circuit of collector current 
path of Q3. 
(b) Equivalent circuit of base current path 
of Q3. 
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. 5 V = 1.5 mA. (2.3) 
R1 
Likewise;
 
I B = 5 mA 1.5 mA = 3.5 mA (2.4) 
which is more than sufficient to saturate 03. When Q3 is "on" both 
e2 and e3 are approximately -5.0 V. When el goes to -5.0 V Q3 is
 
biased "off". Thus e2 and e3 are clamped to approximately 1.0 V.
 
The diode (Dl) serves to reduce the delay times of the transistors
 
driven by e2 and e3.
 
III. DRIVER AND OUTPUT ANILIFIER
 
The function of the driver amplifier is, as its name implies, to
 
provide sufficient current to saturate the output amplifier. Switching
 
speeds are critical at this point since the currents being switched are
 
large. With the increased current, undesirable transistor dissipation
 
also increases. The actual transition time is reduced by using a
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large overdrive factor.

The schemetic diagram for the P-channel driver and output stages
 
are shown in Figure 3-1. The driver amplifier alone is shown in
 
Figure 3-2. The input to the driver amplifier is obtained from the
 
waveshaper, which was covered in Chapter II.
 
Whenever e2 and e3 are at -5 V, Q5 is "on" and e4 is held at
 
approximately -4.5 V, cutting "off" Q6. Care is taken not to exceed
 
the reverse bias breakdown voltage of Q6.
 
When e2 and e3 go positive Q4 is driven to saturation. The
 
emitter current of Q4 is the base drive for the power amplifier Q6.
 
It is desirable for Q6 to saturate as soon as possible after Q4 turns
 
11on" 
Energy obtained from the collector current of Q4 is used to open
 
the output gate and is coupled there by way of T1. Figure 3-3 illus­
trates some possible drive-current waveforms. If the primary winding
 
of Ti (LpT) were the only load for Q4 the drive current would take
 
the form of a ramp such as IDI in Figure 3-3. Fowever, if I represents
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Figure 3-3. Drive current waveforms.
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the minimum current required to saturate Q6 then the output pulse
 
would be effectively At seconds shorter than the input pulse. This
 
causes an undesirable slow turn "on" of Q6. Resistor R6 is shunted
 
across LpD and an initial start current '(Is) is provided for the base
 
drive of Q6 (see ID2 in Figure 3.3). The only requirement to be met 
is that IS > 1O . This enables Q6 to turn "on" at the prescribed time. 
The use of a diode (D2) in series with R6 is necessary so that R6 will 
not load the transformer when Q4 is "off". Further analysis of the 
gate drive is considered later. 
The power amplifier is shown in Figure 3-4. The collector current
 
of Q6 is a ramp. With this output it is obvious that switching speeds
 
are much more crucial when turning Q6 "off". A quick turn "off" is
 
accomplished here by the operation of Q5 (see Figure 3-2). As Q4
 
turns "off", the drive current is removed and Q6 begins turning "off".
 
At the same time, Q5 is turned "on" thereby draining the base of Q6
 
of excessive base charge that has accumulated, forcing it to the "off"
 
condition rapidly.
 
The power amplifier is "on" for a period of time TON (see Figure
 
3-4), which is approximately equal to the width of the base pulse.
 
The saturation voltage of Q6 (VSAT) increases, slightly, as the col­
lector current increases, due to the saturation resistance of the
 
transistor. When Q6 turns "off" e5 returns to a potential equal to the
 
28-V supply plus the output voltage, VO, which is reflected back across
 
T2. T2 is used as a switching transformer and considerations concerning
 
its operation and construction are taken up in Appendix A.
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Figure 3-4. Power amplifier and associated waveforms. 
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The switching transformer is operated in such a manner that
 
the field is time-shared by the primary and secondary. When current
 
flows in the primary winding, the secondary circuit is an open circuit.
 
The primary current builds up a field during its "on" time. When the
 
primary is "off" and the secondary is "on", no current is allowed to
 
flow in the primary. When the field,collapses, all the energy is trans­
ferred to the secondary.
 
The waveform of e5 shown in Figure 3-4 is an idealization. The
 
typical waveform is illustrated in Figure 3-5(a). The voltage spike
 
which occurs when Q6 is cut "off" is caused by small, unavoidable, leak­
age inductance in the transformer. This voltage spike"may exceed the
 
break-down voltage of Q6 and must be limited to a safe value. The
 
diode, D3 (see Figure 3-4), would eliminate the spike entirely but would
 
also short out the output voltage (V0 ). The Zener diode, D4, allows
 
e5 to reach a voltage of VZ above the supply voltage where VZ > VO .
 
The response of the series combination of D3 and D4 is shown in Figure
 
3-6. The actual output voltage is shown in Figure 3-5(b) along with
 
the base voltage of Q6. When 06 is "on" the equivalent circuit of the
 
power amplifier reduces to that of Figure 3-7. ip(t) is found by
 
writing the differential equation:
 
dip
 
L -- + VSAT _ 28 V = 0 (3.1)
8
Sdt VA- =
 
with initial condition, Ip(0) = 0. VSAT is the saturation voltage of
 
Q6, and is negligible compared to the supply voltage. Neglecting VSAT
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I .-.. 
3 Figure 3-5 (a). Voltage waveform at collector of Q6. 
I ~ue35() pe rc otaewvfr tcletro 6
 
Figue3- (b)LUper trace - Voltage waveform at colecoof Q6. 
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Figure 3-6. Response of D3 and D4.
 
28 V - Vsat 
Figure 3-7. Equivalent circuit of the power amplifier 
when Q6 is "on". 
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and taking the Laplace transform of equation (3.1) yields:
 
SLI(S) - 28 (3.2)S 
or
 
= 28Ip(S) 
LpS2
 
Thus
 
Ip(t) =28 t (3.3) 
Lp 
which is a ramp with a maximum value at t = TON if pp is the primary
, 
current at the instant Q6 is cut "off" (i.e. pp= T .ON).Figure 
3-8(a) shows the secondary circuit of the output stage. The initial 
current in the secondary winding, LS, is:
 
Np
 
P S =P P -N 
 (3.4 )
 
At this same initial time, the gate transistor Q7 is saturated and the
 
equivalent circuit of this stage is reduced to that of Figure 3-9.
 
VOUT is the load voltage and can be considered constant throughout the
 
switching period because of a large input capacitor to the filter. The
 
differential equation for the circuit is:
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Figure 3-8 (a). 	 Schematic diagram of output transformer
 
and gate.
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Figure 3-8 (b). Current waveforms associated with Ti and T2.
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- VSAT+ VD5 
T2
 
- VOUT 
Figure 3-9. Model of output stage when Q6 is "off".
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+LS dt + VSAT + VD5 VOUT = 0 (3.5) 
with initial condition, IS(O) = pS, where VSAT is the saturation
 
voltage of Q7, and VD5 is the forward drop across D5. Assuming the
 
quantity VSAT + VD5 is negligible and taking the Laplace transform
 
yields:
 
sL I (s) - Lsp= VOUT (3.6)
S S s 
=PS VOUT
IS(S ) = s s2LS
 
Therefore,
 
1s(t) VOUTLS=PS (3.7) 
Equation (3.7) shows that the secondary current is also a ramp. Tran­
sistor Q7 gates this current to the load and, therefore, must remain
 
"on" for a time, T ON' to allow IS zero.
to go to This time is given
 
by:
 
SL ST (3.8)
 
TON VOUT
 
2
 
In a previous study a relationship was established between p. and
 
VOUT:
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LS RL f
VOUT= P 2 
The substitution of (3.9) into (3.7) yields:
 
T 2Ls (3.10)

TON 
 R~f
 
where RL is the load resistance and f is the switching frequency.
 
Equation (3.10) shows that T'ON is independent of PS and (3.9) shows
 
that the output voltage is proportional to pS. Due to the unique
 
operation of the output stage, the pulse-width-modulated signal is con­
verted to a pulse-amplitude-modulated signal. A photograph of the out­
put current (IS) is shown in Figure 3-10 along with the voltage wave­
form (65) at the collector of Q6.
 
Precautions are taken to prevent IS from flowing while Q6 is "on"
 
or while the opposite channel is in operation. The voltage e6 is
 
connected to the output filter and is equal to the output voltage at
 
all times. When the N-channel is operating, e6 is a negative potential
 
and current would flow from A to B (see Figure 3-8(a)) were it not for
 
Q7 being "off". The control for Q7 comes from the P-channel signal
 
and Q7 will not conduct unless the P-channel is in operation.
 
During the operation of the P-channel, when Q6 is "on", the sec­
ondary of T2 becomes a potential source with a positive voltage from
 
A to B. The diode D5 is reverse biased and prevents secondary current
 
flow.
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The output gate, Q7, must be saturated when Q6 turns "off" and
 
remain saturated for a time, T'ON' as derived above. In order to
 
saturate Q7 before Q6 turns "off" advantage is taken of the saturation 
time of Q6. Figure 3-8(b) shows the saturation time, TS, with respect 
to the current waveforms. The base drive circuitry is designed to 
saturate Q7 even at the peak value of I . IS is in the form of a ramp,
 
thus the necessary saturation base current of Q7 is.also a ramp as in­
dicated by the solid line of Figure 3-11.
 
The equivalent circuit of the base drive is shown in Figure 3-12.
 
The differential equation for this circuit is:
 
Ls
SD 
- + R7 I + V 0 (3.11)dt SD =
 
where ISD(0) = PSD and the initial current pSD is related to the final
 
current in the primary, PPD' by PSD Np The Laplace transform
 
of (3.11), neglecting VBE yields:
 
SLSDISD(s) - PSDLSD + R7ISD (s) = 0 (3.12) 
ISD(s) = PSD 
S R7
5s+-

LSD
 
so,
 
ISD(t) = PSD exp(- R-7 t) (3.13)
LSD
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Figure 3-11. Base current of Q7.
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TI ISD 
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Figure 3-12. Equivalent circuit of base drive of Q7.
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Equation (3.13) reveals.ISD to be an exponentially decaying current
 
with a maximum value of PSD. This current (shown by the dotted line
 
of Figure 3-11)must at all times be above the minimum current required
 
for saturation. The equation for the solid line of Figure 3-11 is:
 
IO = PO - t, 0 < t < T'ON (3.14)
 
T'ON
 
and the equation for the dotted line is:
 
ISD = PSD exp(- R7 t), t > 0 (3.13)LSD
 
The only requirement to be met is:
 
I SD > JI 
 0 < t < T'0ON
 
or
 
Psexp (-R7 t),> pPO t, U < t < TON
LSD 0 
 OONN
 
IV. OUTPUT FILTER
 
The output filter in this amplifier is designed to recover the input
 
signal. As a consequence of the unique output stage of this amplifier
 
the pulse-width-modulated signal is converted into a pulse-amplitude­
modulated signal from which information can be recovered by a low-pass
 
filter. The current entering the filter is depicted in Figure 4-1
 
where T'0N and T are constant values. The period T is the period of
 
the switching frequency and corresponds to a frequency of 200 kHz.
 
The problem is to design a filter to attenuate the carrier and inter­
modulation sideband frequencies such that a low amount of spurious fre­
quencies are present at the load. A three-pole r-section filter, shown
 
in Figure 4-2, is used with a cutoff frequency that is three octaves
 
below 200 kHz. This places the cutoff frequency at fn = 25 kHz and at
 
a fall-off rate of 6 dE/octave-pole. The 3-pole filter attenuates the
 
carrier by:
 
6 dE

ocaepl 
(3 poles) (3 octaves) = 54 dB 
 (4.1)
octave-pole
 
The next problem to be considered is the placement of the poles.
 
The maximally-flat criteria is used which places the poles 600 apart
 
as shown in Figure 4-3. This criteria was selected because it allows
 
for a flat response from very low frequencies to very high frequencies
 
with a standard roll-off and is 3-dB down at the cutoff frequencies.
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Figure 4-l'. Unfiltered output current.
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Figure 4-2. Schematic of output filter.
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Figure 4-3. Pole locations of maximally-flat filter.
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All of these characteristics are desirable for this application.
 
The filter has the following transfer function:
 
1 
I-- C1C2LR (4.2) 
1 C + C2+ s l + 1S3 + s2sIN 

C2R LCIC2 CIC2LR
 
From the pole locations the response of the system is desired to be;
 
k (4.3) 
IIN (s - s l ) ( s - s2)(s - s3) 
The poles, as indicated on Figure 4-3, are substituted into equation
 
(4.3) giving the response in terms of the desired cutoff frequency:
 
1 
I 0 = 3n (4.4) 
IIN s 3 + 2%hS2 + 2w2nS + W3n 
When the coefficients of s in (4.3) and (4.4) are equated, a system
 
of equations in terms of the cutoff frequency (wn) and the filter
 
components are obtained. The system of equations is solved as follows:
 
1 
2 = (4.5) 
RC2
 
2w2 n =- 2 (4.6)
LC1C 2
 
NASA
 
FORMAL
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FFNo 665 Aug 65
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3 1 (4.7) 
n RLC1 C2 
The load, R, is normally specified by the requirements of the amplifier.
 
A value of 70 ohms was arbitrarily selected simply to illustrate design
 
procedure. Eq. (4.5) gives:
 
1
 
C2 - 44.5 nF
 
n
 
Solving (4.6) and (4.7) for LC1C2 yields:
 
C= + C2
LCC2 (4.6)
2.2
 
n 
L 1 (4.7)
12 R3n
 
n
 
Therefore:
 
2 2 1 

(4.8)
 
2w2n Rw3
 
2 
= 2
 
but C2 1 
 so:
 
C = 4C2 C2 3C2
 
C1 = 134 nF 
37
 
Solve (4.7) for L:
 
=L 1 = 0.6 mHy (4.7)Rti3n GiG2
 
The inductor, L, was wound on an Indiana General Ferramic toriod
 
core, CF-108, Q-1 material which has a magnetic path length of 3.23
 
4 1

cm. This toroid requires 100 turns to produce 0.6 mH and w ' - ..
 
maximum current of :
 
VM 14.1 V
 
IM R 70 R 00m

= v v=
=14. 200 mA
 
where VM is determined by signal output power requirements and actually
 
represents the maximum value of the sine wave output. The ampere­
turns/meter for this inductor converted to oersteds is:
 
H = (0.2A)(10 2t) 1 oersted 7.8 oersteds
 
3.23 x 10- 2m 80 At/m
 
According to the magnetization curve furnished with the toroid core
 
7.8 oersteds does not exceed the linear portion of the curve and
 
therefore is quite acceptable.
 
V. TESTS AND PERFORMANCE
 
An experimental model of that portion of the pulse-width-modulated
 
' 
amplifier shown in Figure 1-3 was constructed and tested with the aid
 
of an external PX4M modulator. This modulator provides both a P-channel
 
and an N-channel PWM signal which are fed directly into the crossover
 
detectors.
 
Figure 5-1 shows the results of the dc linearity tests for both
 
channels. The output voltage is plotted as a function of the pulse
 
width.
 
Figure 5-2 shows the dc efficiency of each channel plotted as a
 
function of the output voltage. Both channels operate approximately
 
80% efficiency at peak voltage levels. The ac efficiency test results
 
are shown in Figure 5-3.
 
Figure 5-4(a) shows the input and output waveforms at a frequency
 
of 1 kHz and Figure 5-4(b) shows the input and output signals at 10 kHz.
 
Both of these output waveforms were obtained with the amplifier operating
 
in the open-loop mode. The reduction in distortion through the use of
 
negative feedback was demonstrated by placing a feedback network from
 
the output of the amplifier to the modulator. Figure 5-5 illustrates
 
the results of the previous test when repeated in the closed-loop mode.
 
Figure 5-5(a) shows the 1 kHz signals and Figure 5-5(b) shows the 10 kHz
 
signals. The use of negative feedback produces a noticeable improvement
 
in the 1 kHz signal but distorts the 10 kHz signal slightly. This is 
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Figure 5-1. Output voltage versus pulse width. 
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Figure 5-2. The dc efficiency of the P and N channels.
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IN
 
Figure 5-4 (a). Input (top) and output (bottom) at 1 kHz-­
open loop.
 
Figure 5-4 (b). Input (top) and output (bottom) at 10 k~z-­
open loop.
 
43
 
Figure 5-5 
(a). 	 Input (top) and output (bottom) at 1 kHz-­
closed loop.
 
Figure 5-5 (b). 
 input (top) and output (bottom) at 10 kHz-­
closed loop.
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believed to be caused by the fact that, although the gain of the ampli­
fier is 3 dB down at 30 kHz at the filter output, the phase shift
 
causes the third harmonic of the 10 kHz signal to be almost in phase
 
with the input signal. However, the feedback network employed here
 
was a pure resistive network and this problem could be alleviated by
 
using a compensating feedback network.
 
Figure 5-6 shows the open-loop Bode plot of the overall PWM ampli­
fier. The frequency response is flat within 0.5 dB from dc to 20 kHz
 
with an overall gain of 20 dB. The graph only shows the response from
 
100 Hz to 20 kHz in order to give more detail to the roll-off charac­
teristics. The input amplifier, in the modulator unit, has a variable
 
gain and 20 dB was arbitrarily chosen for illustration. This particular
 
gain setting gives the amplifier a 16 dB gain margin. The feedback
 
network would, therefore, have to have a gain of -16 dB or less at this
 
frequency or the amplifier will oscillate.
 
+20 x -270 
0 
4-10 -180 O 
o- RELATIVE PHASE SHIFT 
Sx- GAIN 
0\ -90 
10 0 
I I i iiii II iii 
100 Ik 10k 00 k 
FREQUENCY (HZ) 
Figure 5-6. Open-loop Bode plot.
 
VI. CONCLUSIONS
 
The primary objective of this study, to develop a PWM amplifier
 
with a frequency response from dc to 20 klz was satisfactorily achieved.
 
Phe secondary objective of a reduction in size was facilitated by in­
creasing the switching-frequency to 200 kHz. This decreases the maximum
 
width of the information pulse to one microsecond, which presents the
 
xroblem of finding a power transistor that can switch high currents
 
fast enough that the combined turn-on and turn-off times are small com­
?ared to one microsecond. The power amplifier used in this design
 
Bwitches peak currents of 0.7 amperes in a combined turn-on and turn-off
 
time of 30 nanoseconds. The output waveform will be considerably dis­
torted unless very fast diodes are used for the output (D5 and D10).
 
The transformers must be tightly wound and the leads kept as short
 
as possible in order to minimize the leakage inductance.
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APPENDIX A
 
OUTPUT TRANSFORMER
 
The output stage of this amplifier uses a transformer in order to
 
provide dc isolation from the load. This produces two problems;
 
(1) The bulk of a transformer is an undesirable addition to the phy­
sical size of the amplifier; (2) there are always a certain amount of
 
core losses to consider, plus the fact that small cores are easily
 
saturated. If the transformer is driven to saturation the signal will
 
be distorted.
 
Both of these problems have a common solution. If an air gap is
 
formed in the toroidal core the total permeability is lowered consid­
erably. As a result, the same inductance on the gapped core requires
 
a much higher current to achieve saturation. This resolves the first
 
problem since a smaller toroid can be used and the air gap prevents it
 
from saturating under the high output currents. The use of an air gap
 
also reduces the core losses since most of the energy is stored in the
 
air gap which has no residual magnetism. The energy stored in the mag­
netic field is given by:
 
WM= 1 LI2 joules 
14 1 N2A B k d 2
 
[-N(+d)]2 joules

2 9+d N PV 
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netic field is given by:
 
W = 1 LT2 joules
M 2
 
ti 1 N2A B k d 2
 
W N ( + -)] jou2 9+d do N 

11 Po
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WM = I AB2 (8+ ) joules 
21P 
 110 
where A = cross-sectional area, 
B = flux density 
P = mag path length of toroid 
d = mag path length of air gap 
p = permeability of toroid 
o = permeability of air.
 
mne energy stored in the toroid is
 
W 1 AB2 ! joules 
where Z = 2.97 cm 
=1 6 x 103 110 
so
 
WMI= 2.48 x 10- 6 Ao joules
 
10
 
The energy stored in the air gap is:
 
WM2 AB 2 d- joules
 
Io
 
where d = 0.254 cm 
so 
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A B 2 WM2 = 1.27 x 0 - 3 , joules 
The following experiment illustrates the reduction in core losses
 
(area inside the hysteresis loop) by using a gapped core. It also shows
 
that the gapped core requires more energy to saturate.
 
The experimental set-up is shown in Figure A-i. The core-wound
 
inductor is excited by the voltage e and the horizontal input to the
 
oscilloscope is proportional to the current I. If the resistor, R2,
 
is made small then:
 
e = eL 
and by selecting RU and C such that their time constant is large with
 
respect to the period of the input voltage then the vertical input to
 
the oscilloscope will be proportional to fedt. the magnetic field
 
intensity (H) is proportional to I and the flux density (B) is pro­
portional to fedt and therefore the oscilloscope trace is proportional
 
to the actual hysteresis loop (B-VS-H).
 
The toroid core used in this experiment is the same as the one
 
used in the amplifier and it is an Indiana General CF-108, 06. This
 
toroid, with an arbitrary number of turns on it, was driven into satur­
ation and the current (IM) was measured. The inductance (LI) was
 
measured and the energy supplied was calculated by:
 
2
wM 1f LMI2M 
L 
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RI eL 
7, c R2 
CC 
V H 
- -0 0-
Figure A-i. Hysteresis loop experiment.
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and recorded. An oscilloscope photograph of the resulting hysteresis
 
loop is shown in Figure A-2. The same toroid was provided with an
 
air gap of d = 0.1 in. and an arbitrary number of turns. The induc­
tance was then measured and it was determined how much current was
 
necessary to supply this inductor with the same energy as that of the
 
ungapped core. The inductor was driven with this amount of current
 
and the resulting hysteresis loop is shown in Figure A-3. Comparison
 
of the two hysteresis loops shows the reduction of core losses and the
 
gapped core is obviously not saturated.
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Hysteresis icop of core without air gap.
 
Hysteresis loop of core with air gap.
 
APPENIDX B
 
DESIGN EXAMPLE
 
It is desired to design a switching-mode amplifier with the speci­
fications shown in Table 1.
 
TABLE 1
 
Must use transformer output for dc isolation purposes.
 
Output voltage ............ ............. .7 volts rms
 
Load ........... ....................... .70 ohms
 
Frequency .......... ................... .dc to 20 kHz
 
Carrier attenuation ....... ................ .50 dB
 
Power supplies required ..... ............... .+28 V
 
-5 V 
The first consideration must be the switching frequency. The
 
amplifier must have a frequency response up to 20 kHz. The output
 
filter used in this example is a three-pole n-section filter (see
 
Chapter IV). The cutoff frequency of the filter is 25 kHz and attenu­
ates the higher frequencies at a rate of 18 dB/octave. If the carrier
 
were three octaves above 25 kHz (200 kHz) it would be attenuated 54 dB
 
by this filter. This 4 dB margin was assumed and the carrier was
 
selected to be 200 kHz.
 
54
 
55
 
This design example is concerned only with the driver and output
 
stage as presented in Chapter III.
 
The desired output voltage is 7 volts rms into a load of 70 ohms.
 
This requires the amplifier to produce a peak power of approximately
 
1.5 watts. Assuming an 80% efficiency raises the peak power at the
 
primary of the output transformer to approximately 2.0 watts.
 
The energy per cycle is given by:
 
P = Ef
 
-
2.0 watts 10 5 joules
 
2.0 x 105 Hz
 
The peak primary current and the inductance is now determined from
 
the two equations:
 
-
1 p2=LP I0 5 joules
2 pp
 
and
 
28
 
PP = L t
 
Selecting t to be 1.0 microsecond, for a reasonable duty cycle, TON,
 
gives:
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1 p FLP 10 - 5 joules
 
28
 
- 628 x 10 
Pp 
Solving these equations for'pp and Lp gives:
 
pp= 0.7 A 
L = 40 pHy 
Similarly, the secondary current is determined:
 
VOUT
 
P - = E(f)(0.8)
RL
 
-
where 0.8 is the efficiency, E = 10 5 joules, and f = 200 kHz. Solving 
for VOUT gives 
VOU T = 10.6 V 
Knowing the output voltage and allowing 2.5 microseconds for the
 
discharge time gives:
 
-
1 2sLS 10 5 joulesE 2 ~ 
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Vo 10.6 v(5 10S OSt (2.5 x-L sec)
 
Solving these equations for PS and LS gives:
 
PS = 0.7 A
 
LS = 40 pH3 
The selection of the core for the output transformer T2 is pre­
sented in Appendix A. The core with a air gap required 30 turns
 
to produce 40 pHy. This number was determined experimentally.
 
The output transistor and gate transistor must carry a peak current
 
of 700 mA and, because of the high switching-frequency, must be extremely
 
fast. A 2N3507 was selected for this application. A beta of 40 is
 
assured. With a peak collector current of 700 mA, 20 mA of base drive
 
should prove sufficient for saturation of Q6. An IS of 35 mA (see
 
Figure 3-3) is used.
 
The base drive for Q7 (see Figure 3-11) must maintain saturation
 
for a time V '. pO was found to be 20 mA and PSD was selected to be
 
50 mA. The relationship between LSD and LpD is:
 
P2SDtsD 
= PDLPD 
5V - (VSAT + VBE)
 
PPD = LPD TON
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where VSAT saturation voltage of Q4
 
VBE = base-emitter voltage of Q6
 
TON =1 psec
 
and (VSAT + VBE) = 1.0 V, therefore:
 
2 _ 1.6 x iI
' PDL4 x 10
 
PD
 
and
 
02 LSO 2 1.6 i0-ii
=D.- pSD L-- -Z 
PD. 
LPD 

PD
 
1 1
 
LpD 1.6 x210 
-

LPD 

LSD P SD
 
but PSD = 50 mA, so 
64 x 10-10
 
LPD= LSD
 
Equation (3.15) states that the dotted line of Figure 3-11 must be
 
greater than the solid line for all t, 0 < t < T'ON
 
PSD exp(- K_ t) > P- Ti t (3.15)
LSD 
 ON
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At t = 0, eq. (3.15) gives: 
PSD > P0
 
and the inequality is satisfied since PSD = 50 mA and Po = 20 mA. 
At t = 1.251 sec, eq. (3.15) gives: 
-
exp (-1.25 - x 10 6 ) > 0.2 (3.15)
LSD
 
To minimize losses in the cirucit 17 should be small and was selected 
to be R7 = 10 ohms. Substitution of this into eq. (3.15) gives: 
-
exp - LSD x 10
5) > 0.2 (3.15) 
This value was laboratory selected to be: 
exp (-1.25
-- xO 0ex 10-5 )= 0.85 
LSD
 
LSD -80 ply
 
The relationship between LSD and LPD gives:
 
LPD = 64Lx1-0= 80 IiHy

SD
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An Indiana General CF-l02 Qi core was chosen because of its small size
 
(2.24 cm mag. path length). Information furnished with the core assured
 
that 80 Hy could be obtained with 30 turns. The field intensity is
 
calculated as follows:
 
H = NTN= 0.85 oersteds
 
mag. path in cm
 
This represents a flux density of about 100 gauss which falls well
 
within the linear portion of the B-H curve.
 
It was stated previously that IS (see Figure 3-3) was selected
 
to be 35 mA. The value of R6 (see Figure 3-2) is determined by the
 
equation:
 
5 - (VD2, + VSAT + e4 )is R6
 
where IS = 35 mA
 
(VD2 + VSAT + e 4 1.5 V
 
and
 
- 3-535 x 10- 3 

R6
 
R6 = 100 ohms
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The driver transistor Q4 must carry maximum of IS + D =p85 mA.
 

Q4 has an even lower current requirement and the two transistors were
 
selected primarily for their switching speeds. Q4 is 2N2369 and Q5 is
 
a 2N2905. A complete parts list of the entire output section is given
 
in Table 2.
 
TABLE 2
 
PARTS LIST OF THE OUTPUT STAGE SHOWN IN FIG. 1-3
 
Reference Symbol of Resistors 

Ri 

R2 

R3 

R4 

R5 

R6 

R7 

R8 

R9 

RIO 

Rll 

R12 

R13 

R14 

IRL 

Resistance All 1 W except RL
4­
330 ohms
 
same as Ri
 
500 kilohms
 
500 kilohms, pot.
 
I kilohms
 
100 ohms
 
10 ohms
 
same as RI
 
same as RI
 
same as R3
 
same as R4
 
same as R5
 
same as R6
 
same as R7
 
70 ohms, 5 watts
 
TABLE 2 (continued)
 
Reference Symbol of Capacitors Capacitance
 
C1 150 nF
 
C2 50 nF
 
Reference Symbol of Diodes 'Type
 
Dl 1N3064
 
D2 same as D1
 
D3 TI-8
 
D4 1N720
 
D5 UTX-215
 
D6 same as Dl
 
D7 same as D1
 
D8 same as D3
 
D9 same as D4
 
D10 same as D5
 
Reference Symbol of Transistors Type
 
Q1 2N3905
 
Q2 same as Q1
 
Q3 2N2369
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TABLE 2 (continued)
 
Q4 same as Q3
 
Q5 2N2905
 
Q6 2N3507
 
Q7 same as 06
 
Q8 same as Qi
 
Q9 same as QI 
Ql( same as Q3 
Q1 same as Q5 
012 same as Q3 
Q13 same as Q6 
Q14 same as Q6 
Reference Symbols of Transformers 	 Type
 
T1 	 Core (Indiana General CF­
102 QI), primary 30 turns,
 
secondary 30 turn.
 
T2 	 Core (Indiana General CF­
108 0-6), primary 30 turns,
 
secondary 30 turns.
 
T3 	 same as Ti
 
T4 	 same as T2
 
Reference Symbol of Inductor 	 Inductance
 
Li 	 0.6 iHy
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